Your shopping cart is empty!
PDF Preview
JEDEC Solid State Technology Association, 07/01/2018
Publisher: JEDEC
File Format: PDF
$31.00$62.00
Published:01/07/2018
Pages:22
File Size:1 file , 220 KB
Note:This product is unavailable in Russia, Ukraine, Belarus
ADDENDUM No. 1 to JESD35 - GENERAL GUIDELINES FOR DESIGNING TEST STRUCTURES FOR THE WAFER-LEVEL TESTING OF THIN DIELECTRICS
$33.00 $67.00
ADDENDUM No. 10 to JESD24 - TEST METHOD FOR MEASUREMENT OF REVERSE RECOVERY TIME trr FOR POWER MOSFET DRAIN-SOURCE DIODES
$26.00 $53.00
ADDENDUM No. 6 to JESD8 - HIGH SPEED TRANSCEIVER LOGIC (HSTL)- A 1.5 V OUTPUT BUFFER SUPPLY VOLTAGE BASED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS
$30.00 $60.00
ASSESSMENT OF AVERAGE OUTGOING QUALITY LEVELS IN PARTS PER MILLION (PPM)
$39.00 $78.00