• JEDEC JESD71

JEDEC JESD71

STANDARD TEST AND PROGRAMMING LANGUAGE (STAPL)

JEDEC Solid State Technology Association, 08/01/1999

Publisher: JEDEC

File Format: PDF

$43.00$87.00


Published:01/08/1999

Pages:48

File Size:1 file , 400 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

STAPL is a vendor- and platform-independent language for programming and testing devices via the IEEE standard 1149.1 interface, commonly known as JTAG. STAPL enables programming of designs into programmable logic devices (PLDs) offered by a variety of PLD vendors. STAPL is also suitable for testing 1149.1-compliant devices.

More JEDEC standard pdf

JEDEC JESD223D

JEDEC JESD223D

Universal Flash Storage Host Controller Interface (UFSHCI)

$70.00 $141.00

JEDEC JESD220D

JEDEC JESD220D

Universal Flash Storage (UFS)

$177.00 $355.00

JEDEC JESD204C

JEDEC JESD204C

Serial Interface for Data Converters

$152.00 $305.00

JEDEC JESD69C

JEDEC JESD69C

INFORMATION REQUIREMENTS FOR THE QUALIFICATION OF SILICON DEVICES

$27.00 $54.00