• Your shopping cart is empty!

  • JEDEC JESD71

JEDEC JESD71

STANDARD TEST AND PROGRAMMING LANGUAGE (STAPL)

JEDEC Solid State Technology Association, 08/01/1999

Publisher: JEDEC

File Format: PDF

$43.00$87.00


Published:01/08/1999

Pages:48

File Size:1 file , 400 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

STAPL is a vendor- and platform-independent language for programming and testing devices via the IEEE standard 1149.1 interface, commonly known as JTAG. STAPL enables programming of designs into programmable logic devices (PLDs) offered by a variety of PLD vendors. STAPL is also suitable for testing 1149.1-compliant devices.

More JEDEC standard pdf

JEDEC JESD301-1A.02

JEDEC JESD301-1A.02

PMIC50x0 Power Management IC Standard, Rev. 1.8.5

$148.00 $297.63

JEDEC JESD405-1 Release 1.0

JEDEC JESD405-1 Release 1.0

Compute Express Link (CXL) Memory Module Label

$137.00 $275.67

JEDEC JESD 317

JEDEC JESD 317

Compute Express Link (CXL™) Memory Module Base Standard

$115.00 $231.41

JEDEC JEP195

JEDEC JEP195

Guideline for Evaluating Gate Switching Instability of Silicon Carbide Metal-Oxide-Semiconductor Devices for Power Electronic Conversion

$114.00 $228.78