• Your shopping cart is empty!

  • JEDEC JESD71

JEDEC JESD71

STANDARD TEST AND PROGRAMMING LANGUAGE (STAPL)

JEDEC Solid State Technology Association, 08/01/1999

Publisher: JEDEC

File Format: PDF

$43.00$87.00


Published:01/08/1999

Pages:48

File Size:1 file , 400 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

STAPL is a vendor- and platform-independent language for programming and testing devices via the IEEE standard 1149.1 interface, commonly known as JTAG. STAPL enables programming of designs into programmable logic devices (PLDs) offered by a variety of PLD vendors. STAPL is also suitable for testing 1149.1-compliant devices.

More JEDEC standard pdf

JEDEC JESD 77C

JEDEC JESD 77C

TERMS, DEFINITIONS, AND LETTER SYMBOLS FOR DISCRETE SEMICONDUCTOR AND OPTOELECTRONIC DEVICES

$114.00 $228.00

JEDEC JESD 8-20A

JEDEC JESD 8-20A

POD15 - 1.5 V Pseudo Open Drain I/O

$30.00 $60.00

JEDEC JESD84-A43

JEDEC JESD84-A43

EMBEDDED MULTIMEDIACARD (e*MMC) e*MMC/CARD PRODUCT STANDARD, HIGH CAPACITY, INCLUDING RELIABLE WRITE, BOOT, AND SLEEP MODES (MMCA, 4.3)

$104.00 $208.00

JEDEC JESD210

JEDEC JESD210

AVALANCHE BREAKDOWN DIODE (ABD) TRANSIENT VOLTAGE SUPPRESSORS

$36.00 $72.00