• Your shopping cart is empty!

  • JEDEC JESD71

JEDEC JESD71

STANDARD TEST AND PROGRAMMING LANGUAGE (STAPL)

JEDEC Solid State Technology Association, 08/01/1999

Publisher: JEDEC

File Format: PDF

$43.00$87.00


Published:01/08/1999

Pages:48

File Size:1 file , 400 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

STAPL is a vendor- and platform-independent language for programming and testing devices via the IEEE standard 1149.1 interface, commonly known as JTAG. STAPL enables programming of designs into programmable logic devices (PLDs) offered by a variety of PLD vendors. STAPL is also suitable for testing 1149.1-compliant devices.

More JEDEC standard pdf

JEDEC JESD82-4B

JEDEC JESD82-4B

STANDARD FOR DEFINITION OF THE SSTV16859 2.5 V, 13-BIT TO 26-BIT SSTL_2 REGISTERED BUFFER FOR STACKED DDR DIMM APPLICATIONS

$29.00 $59.00

JEDEC JESD 22-B105C (R2006)

JEDEC JESD 22-B105C (R2006)

LEAD INTEGRITY

$30.00 $60.00

JEDEC JEP104C.01

JEDEC JEP104C.01

REFERENCE GUIDE TO LETTER SYMBOLS FOR SEMICONDUCTOR DEVICES

$58.00 $116.00

JEDEC JEP145

JEDEC JEP145

GUIDELINE FOR ASSESSING THE CURRENT-CARRYING CAPABILITY OF THE LEADS IN A POWER PACKAGE SYSTEM

$26.00 $53.00