• JEDEC JESD75

JEDEC JESD75

BALL GRID ARRAY PINOUTS STANDARDIZED FOR 32-BIT LOGIC FUNCTIONS

JEDEC Solid State Technology Association, 11/01/1999

Publisher: JEDEC

File Format: PDF

$24.00$48.00


Published:01/11/1999

Pages:7

File Size:1 file , 98 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The purpose of this standard is to provide a pinout standard for dual-die 32-bit logic devices offered in a 96- and 144-ball grid array package for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease use. This standard defines device output for 32-bit wide buffer, driver and transceiver functions. This pinout specifically applies to the conversion of DIP-packaged 16-bit logic devices to LFBGA-packaged dual-die 32-bit logic devices.

More JEDEC standard pdf

JEDEC JESD 12-6

JEDEC JESD 12-6

ADDENDUM No. 6 to JESD12 - INTERFACE STANDARD FOR SEMICUSTOM INTEGRATED CIRCUITS

$27.00 $54.00

JEDEC JESD 24-4 (R2002)

JEDEC JESD 24-4 (R2002)

ADDENDUM No. 4 to JESD24 - THERMAL IMPEDANCE MEASUREMENTS FOR BIPOLAR TRANSISTORS (DELTA BASE-EMITTER VOLTAGE METHOD)

$28.00 $56.00

JEDEC JESD 24-3

JEDEC JESD 24-3

ADDENDUM No. 3 to JESD24 - THERMAL IMPEDANCE MEASUREMENTS FOR VERTICAL POWER MOSFETS (DELTA SOURCE-DRAIN VOLTAGE METHOD)

$29.00 $59.00

JEDEC JESD20

JEDEC JESD20

STANDARD FOR DESCRIPTION OF 54/74ACXXXXX AND 54/74ACTXXXXX ADVANCED HIGH-SPEED CMOS DEVICES

$95.00 $191.00