JEDEC JESD75-4

BALL GRID ARRAY PINOUT FOR 1-, 2-, AND 3-BIT LOGIC FUNCTIONS

JEDEC Solid State Technology Association, 03/01/2004

Publisher: JEDEC

File Format: PDF

$26.00$53.00

Description

Published:01/03/2004

Pages:11

File Size:1 file , 300 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines device pinout for 1-, 2- and 3-bit wide logic functions. This pinout specifically applies to the conversion of Dual-Inline-Packaged (DIP) 1-, 2- and 3-bit logic devices to DSBGA-packaged 1-, 2- and 3-bit logic devices.

More JEDEC standard pdf

JEDEC JESD 27

CERAMIC PACKAGE SPECIFICATION FOR MICROELECTRONIC PACKAGES

$43.00 $87.00

JEDEC JESD8-4

ADDENDUM No. 4 to JESD8 - CENTER-TAP-TERMINATED (CTT) INTERFACE LOW-LEVEL, HIGH-SPEED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS

$24.00 $48.00

JEDEC JESD 12-1B

ADDENDUM No. 1 to JESD12 - TERMS AND DEFINITIONS FOR GATE ARRAYS AND CELL-BASED INTEGRATED CIRCUITS

$30.00 $60.00

JEDEC JESD18-A

STANDARD FOR DESCRIPTION OF FAST CMOS TTL COMPATIBLE LOGIC

$40.00 $80.00