• JEDEC JESD75-5

JEDEC JESD75-5

SON/QFN PACKAGE PINOUTS STANDARDIZED FOR 1-, 2-, AND 3-BIT LOGIC FUNCTIONS

JEDEC Solid State Technology Association, 07/01/2004

Publisher: JEDEC

File Format: PDF

$26.00$53.00


Published:01/07/2004

Pages:11

File Size:1 file , 160 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines device pinout for 1-, 2- and 3-bit wide logic functions. This pinout specifically applies to the conversion of Dual-Inline-Packaged (DIP) 1-, 2- and 3-bit logic devices to SON/QFN packaged 1-, 2- and 3-bit logic devices. The purpose of this document is to provide a pinout standard for 1-, 2- and 3-bit logic devices offered in 5-, 6- or 8-land SON/QFN packages for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

More JEDEC standard pdf

JEDEC JESD65B

JEDEC JESD65B

DEFINITION OF SKEW SPECIFICATIONS FOR STANDARD LOGIC DEVICES

$30.00 $60.00

JEDEC JESD 31C

JEDEC JESD 31C

GENERAL REQUIREMENTS FOR DISTRIBUTORS OF COMMERCIAL AND MILITARY SEMICONDUCTOR DEVICES

$33.00 $67.00

JEDEC JESD8-15A

JEDEC JESD8-15A

STUB SERIES TERMINATED LOGIC FOR 1.8 V (SSTL_18)

$31.00 $62.00

JEDEC JESD92

JEDEC JESD92

PROCEDURE FOR CHARACTERIZING TIME-DEPENDENT DIELECTRIC BREAKDOWN OF ULTRA-THIN GATE DIELECTRICS

$37.00 $74.00