JEDEC JESD76

DESCRIPTION OF 1.8 V CMOS LOGIC DEVICES

JEDEC Solid State Technology Association, 04/01/2000

Publisher: JEDEC

File Format: PDF

$24.00$48.00

Description

Published:01/04/2000

Pages:8

File Size:1 file , 51 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard continues the voltage specification migration to the next level beyond the 2.5 V specification already established in JESD80. In this standard, the input and output conditions are described for CMOS Logic products in a 1.8 V (Normal Range) application.

More JEDEC standard pdf

JEDEC EIA 557B

STATISTICAL PROCESS CONTROL SYSTEMS

$37.00 $74.00

JEDEC JESD96A

RADIO FRONT END - BASEBAND (RF-BB) INTERFACE

$53.00 $106.00

JEDEC JESD75-6

PSO-N/PQFN PINOUTS STANDARDIZED FOR 14-, 16-, 20-, AND 24-LEAD LOGIC FUNCTIONS

$26.00 $53.00

JEDEC JEP130A

GUIDELINES FOR PACKING AND LABELING OF INTEGRATED CIRCUITS IN UNIT CONTAINER PACKING

$27.00 $54.00