• JEDEC JESD78D

JEDEC JESD78D

IC LATCH-UP TEST

JEDEC Solid State Technology Association, 11/01/2011

Publisher: JEDEC

File Format: PDF

$37.00$74.00


Published:01/11/2011

Pages:30

File Size:1 file , 210 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard has been adopted by the Defense Logistics Agency (DLA) as project 5962-1880. This standard covers the I-test and the overvoltage latch-up testing of integrated circuits. The purpose of this specification is to establish a method for determining IC latch-up characteristics and to define latch-up failure criteria. Latch-up characteristics are extremely important in determining product reliability and minimizing No Trouble Found (NTF) and Electrical Overstress (EOS) failures due to latch-up. This test method is applicable to NMOS, CMOS, bipolar, and all variations and combinations of these technologies.

More JEDEC standard pdf

JEDEC JESD246

JEDEC JESD246

Customer Notification Process for Disasters

$25.00 $51.00

JEDEC JEP166

JEDEC JEP166

JC-42.6 MANUFACTURER IDENTIFICATION (ID) CODE FOR LOW POWER MEMORIES

$36.00 $72.00

JEDEC JP001A

JEDEC JP001A

FOUNDRY PROCESS QUALIFICATION GUIDELINES (Wafer Fabrication Manufacturing Sites)

$43.00 $87.00

JEDEC JEP106AM

JEDEC JEP106AM

STANDARD MANUFACTURER'S IDENTIFICATION CODE

$34.00 $69.00