• JEDEC JESD78D

JEDEC JESD78D

IC LATCH-UP TEST

JEDEC Solid State Technology Association, 11/01/2011

Publisher: JEDEC

File Format: PDF

$37.00$74.00


Published:01/11/2011

Pages:30

File Size:1 file , 210 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard has been adopted by the Defense Logistics Agency (DLA) as project 5962-1880. This standard covers the I-test and the overvoltage latch-up testing of integrated circuits. The purpose of this specification is to establish a method for determining IC latch-up characteristics and to define latch-up failure criteria. Latch-up characteristics are extremely important in determining product reliability and minimizing No Trouble Found (NTF) and Electrical Overstress (EOS) failures due to latch-up. This test method is applicable to NMOS, CMOS, bipolar, and all variations and combinations of these technologies.

More JEDEC standard pdf

JEDEC JESD306 (R2009)

JEDEC JESD306 (R2009)

MEASUREMENT OF SMALL SIGNAL HF, VHF, AND UHF POWER GAIN OF TRANSISTORS

$24.00 $48.00

JEDEC JESD340 (R2009)

JEDEC JESD340 (R2009)

STANDARD FOR THE MEASUREMENT OF CRE

$27.00 $54.00

JEDEC JESD6 (R2002)

JEDEC JESD6 (R2002)

MEASUREMENT OF SMALL VALUES OF TRANSISTOR CAPACITANCE

$29.00 $59.00

JEDEC JESD284-A (R2002)

JEDEC JESD284-A (R2002)

TEST METHODS FOR THE COLLECTOR-BASE TIME CONSTANT AND FOR THE RESISTIVE PART OF THE COMMON-EMITTER INPUT IMPEDANCE

$24.00 $48.00