• Your shopping cart is empty!

  • JEDEC JESD8-15A

JEDEC JESD8-15A

STUB SERIES TERMINATED LOGIC FOR 1.8 V (SSTL_18)

JEDEC Solid State Technology Association, 09/01/2003

Publisher: JEDEC

File Format: PDF

$31.00$62.00


Published:01/09/2003

Pages:21

File Size:1 file , 290 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines the input, output specifications and ac test conditions for devices that are designed to operate in the SSTL_18 logic switching range, nominally 0 V to 1.8 V. The standard may be applied to ICs operating with separate VDD and VDDQ supply voltages. The VDD value is not specified in this standard; however VDD and VDDQ will have the same voltage level in many cases.

More JEDEC standard pdf

JEDEC JESD51-2A

JEDEC JESD51-2A

INTEGRATED CIRCUITS THERMAL TEST METHOD ENVIRONMENTAL CONDITIONS - NATURAL CONVECTION (STILL AIR)

$31.00 $62.00

JEDEC JESD8-19

JEDEC JESD8-19

POD18 - 1.8 V Pseudo Open Drain I/O

$27.00 $54.00

JEDEC JESD 82-22

JEDEC JESD 82-22

INSTRUMENTATION CHIP DATA SHEET FOR FBDIMM DIAGNOSTIC SENSELINES

$29.00 $59.00

JEDEC JESD8-23

JEDEC JESD8-23

UNIFIED WIDE POWER SUPPLY VOLTAGE RANGE CMOS DC INTERFACE STANDARD FOR NON-TERMINATED DIGITAL INTEGRATED CIRCUITS

$25.00 $51.00