• Your shopping cart is empty!

  • JEDEC JESD8-15A

JEDEC JESD8-15A

STUB SERIES TERMINATED LOGIC FOR 1.8 V (SSTL_18)

JEDEC Solid State Technology Association, 09/01/2003

Publisher: JEDEC

File Format: PDF

$31.00$62.00


Published:01/09/2003

Pages:21

File Size:1 file , 290 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines the input, output specifications and ac test conditions for devices that are designed to operate in the SSTL_18 logic switching range, nominally 0 V to 1.8 V. The standard may be applied to ICs operating with separate VDD and VDDQ supply voltages. The VDD value is not specified in this standard; however VDD and VDDQ will have the same voltage level in many cases.

More JEDEC standard pdf

JEDEC JESD22-A119 (R2009)

JEDEC JESD22-A119 (R2009)

LOW TEMPERATURE STORAGE LIFE

$25.00 $51.00

JEDEC JESD60A

JEDEC JESD60A

A PROCEDURE FOR MEASURING P-CHANNEL MOSFET HOT-CARRIER-INDUCED DEGRADATION AT MAXIMUM GATE CURRENT UNDER DC STRESS

$33.00 $67.00

JEDEC JESD 22-B107C

JEDEC JESD 22-B107C

MARKING PERMANENCY

$27.00 $54.00

JEDEC JESD75-5

JEDEC JESD75-5

SON/QFN PACKAGE PINOUTS STANDARDIZED FOR 1-, 2-, AND 3-BIT LOGIC FUNCTIONS

$26.00 $53.00