JEDEC JESD8-2

ADDENDUM No. 2 to JESD8 - STANDARD FOR OPERATING VOLTAGES AND INTERFACE LEVELS FOR LOW VOLTAGE EMITTER-COUPLED LOGIC (ECL) INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 03/01/1993

Publisher: JEDEC

File Format: PDF

$25.00$51.00

Description

Published:01/03/1993

Pages:9

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This Addendum No. 2 to JEDEC Standard No. 8 provides standard operating voltage and interface levels that can be used by designers and application engineers as they develop and introduce new products. Covers the ECL logic family designated 300K ECL. The 300K ECL family is Voltage and Temperature Compensated, with I/O interface levels compatible with the existing 100K ECL and 101K ECl families.

More JEDEC standard pdf

JEDEC JESD91-A (R2011)

METHOD FOR DEVELOPING ACCELERATION MODELS FOR ELECTRONIC COMPONENT FAILURE MECHANISMS

$30.00 $60.00

JEDEC JESD22-B111

BOARD LEVEL DROP TEST METHOD OF COMPONENTS FOR HANDHELD ELECTRONIC PRODUCTS

$31.00 $62.00

JEDEC JESD22-B100B (R2016)

PHYSICAL DIMENSION

$24.00 $48.00

JEDEC JESD82-4B

STANDARD FOR DEFINITION OF THE SSTV16859 2.5 V, 13-BIT TO 26-BIT SSTL_2 REGISTERED BUFFER FOR STACKED DDR DIMM APPLICATIONS

$29.00 $59.00