JEDEC JESD8-2

ADDENDUM No. 2 to JESD8 - STANDARD FOR OPERATING VOLTAGES AND INTERFACE LEVELS FOR LOW VOLTAGE EMITTER-COUPLED LOGIC (ECL) INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 03/01/1993

Publisher: JEDEC

File Format: PDF

$25.00$51.00

Description

Published:01/03/1993

Pages:9

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This Addendum No. 2 to JEDEC Standard No. 8 provides standard operating voltage and interface levels that can be used by designers and application engineers as they develop and introduce new products. Covers the ECL logic family designated 300K ECL. The 300K ECL family is Voltage and Temperature Compensated, with I/O interface levels compatible with the existing 100K ECL and 101K ECl families.

More JEDEC standard pdf

JEDEC JESD94B

APPLICATION SPECIFIC QUALIFICATION USING KNOWLEDGE BASED TEST METHODOLOGY

$40.00 $80.00

JEDEC JESD22-A119A

LOW TEMPERATURE STORAGE LIFE

$25.00 $51.00

JEDEC JEP163

SELECTION OF BURN-IN/LIFE TEST CONDITIONS AND CRITICAL PARAMETERS FOR QML MICROCIRCUITS

$36.00 $72.00

JEDEC JESD209-3C

Low Power Double Data Rate 3 SDRAM (LPDDR3)

$104.00 $209.00