• Your shopping cart is empty!

  • JEDEC JESD8-26

JEDEC JESD8-26

1.2 V High-Speed LVCMOS (HS_LVCMOS) Interface

JEDEC Solid State Technology Association, 09/01/2011

Publisher: JEDEC

File Format: PDF

$24.00$48.00


Published:01/09/2011

Pages:8

File Size:1 file , 190 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines the dc and ac input levels, output levels, and input overshoot and undershoot specifications for the 1.2 V High-speed LVCMOS (HS_LVCMOS) interface. The non-terminated interface has a switching range that is nominally expected to be 0 V to 1.2 V and is primarily intended to support communications with Wide I/O SDRAM devices.

More JEDEC standard pdf

JEDEC JESD22-A101C

JEDEC JESD22-A101C

STEADY-STATE TEMPERATURE HUMIDITY BIAS LIFE TEST

$26.00 $53.00

JEDEC JESD 209A-1

JEDEC JESD 209A-1

Addendum No. 1 to JESD209A - LOW POWER DOUBLE DATA RATE (LPDDR) SDRAM, 1.2 V I/O

$26.00 $53.00

JEDEC JESD82-20A

JEDEC JESD82-20A

FBDIMM: ADVANCED MEMORY BUFFER (AMB)

$114.00 $228.00

JEDEC JEP 122E

JEDEC JEP 122E

FAILURE MECHANISMS AND MODELS FOR SEMICONDUCTOR DEVICES

$70.00 $141.00