JEDEC JESD8-28

300 mV INTERFACE

JEDEC Solid State Technology Association, 06/01/2015

Publisher: JEDEC

File Format: PDF

$25.00$51.00

Description

Published:01/06/2015

Pages:10

File Size:1 file , 61 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard is to define and interface with a CMOS rail to rail signal that uses a 300 mV signal swing. This specification defines the maximum signaling rate, the signal levels, overshoot and undershoot limits, and the maximum input capacitance. This interface is useful in short distance applications, typically of less than 5 mm.

More JEDEC standard pdf

JEDEC JESD51-1

INTEGRATED CIRCUIT THERMAL MEASUREMENT METHOD - ELECTRICAL TEST METHOD (SINGLE SEMICONDUCTOR DEVICE)

$39.00 $78.00

JEDEC JESD38

STANDARD FOR FAILURE ANALYSIS REPORT FORMAT

$27.00 $54.00

JEDEC JESD52

STANDARD FOR DESCRIPTION OF LOW VOLTAGE TTL-COMPATIBLE CMOS LOGIC DEVICES

$28.00 $56.00

JEDEC JEP123

GUIDELINE FOR MEASUREMENT OF ELECTRONIC PACKAGE INDUCTANCE AND CAPACITANCE MODEL PARAMETERS

$31.00 $62.00