JEDEC JESD8-29

0.6 V Low Voltage Swing Terminated Logic (LVSTL06)

JEDEC Solid State Technology Association, 12/01/2016

Publisher: JEDEC

File Format: PDF

$27.00$54.00


Published:01/12/2016

Pages:14

File Size:1 file , 150 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines power supply voltage range, dc interface, switching parameter and overshoot/undershoot for high speed low voltage swing terminated NMOS driver family digital circuits with 0.6V supply. The specifications in this standard represent a minimum set of interface specifications for low voltage terminated circuits.

The purpose of this standard is to provide a standard of specification for uniformity, multiplicity of sources, elimination of confusion, and ease of device specification and design by users. Class 1 describes low VOH (Nominal VOH = VDDQ*0.5) level terminated electrical characteristics. Class 2 describes high VOH (Nominal VOH = VDDQ*0.6) level terminated electrical characteristics.

More JEDEC standard pdf

JEDEC JEP 155

JEDEC JEP 155

RECOMMENDED ESD TARGET LEVELS FOR HBM/MM QUALIFICATION

$45.00 $91.00

JEDEC JESD15-3

JEDEC JESD15-3

TWO-RESISTOR COMPACT THERMAL MODEL GUIDELINE

$31.00 $62.00

JEDEC JESD51-31

JEDEC JESD51-31

THERMAL TEST ENVIRONMENT MODIFICATIONS FOR MULTICHIP PACKAGES

$29.00 $59.00

JEDEC JESD 82-28A

JEDEC JESD 82-28A

FULLY BUFFERED DIMM DESIGN FOR TEST, DESIGN FOR VALIDATION (DFx)

$81.00 $163.00