JEDEC JESD8-29

0.6 V Low Voltage Swing Terminated Logic (LVSTL06)

JEDEC Solid State Technology Association, 12/01/2016

Publisher: JEDEC

File Format: PDF

$27.00$54.00


Published:01/12/2016

Pages:14

File Size:1 file , 150 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines power supply voltage range, dc interface, switching parameter and overshoot/undershoot for high speed low voltage swing terminated NMOS driver family digital circuits with 0.6V supply. The specifications in this standard represent a minimum set of interface specifications for low voltage terminated circuits.

The purpose of this standard is to provide a standard of specification for uniformity, multiplicity of sources, elimination of confusion, and ease of device specification and design by users. Class 1 describes low VOH (Nominal VOH = VDDQ*0.5) level terminated electrical characteristics. Class 2 describes high VOH (Nominal VOH = VDDQ*0.6) level terminated electrical characteristics.

More JEDEC standard pdf

JEDEC JESD96A

JEDEC JESD96A

RADIO FRONT END - BASEBAND (RF-BB) INTERFACE

$53.00 $106.00

JEDEC JESD75-6

JEDEC JESD75-6

PSO-N/PQFN PINOUTS STANDARDIZED FOR 14-, 16-, 20-, AND 24-LEAD LOGIC FUNCTIONS

$26.00 $53.00

JEDEC JEP130A

JEDEC JEP130A

GUIDELINES FOR PACKING AND LABELING OF INTEGRATED CIRCUITS IN UNIT CONTAINER PACKING

$27.00 $54.00

JEDEC JESD82-15

JEDEC JESD82-15

STANDARD FOR DEFINITION OF CUA878 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS

$31.00 $62.00