JEDEC JESD8-31

1.8 V HIGH-SPEED LVCMOS (HS_LVCMOS) INTERFACE

JEDEC Solid State Technology Association, 03/01/2018

Publisher: JEDEC

File Format: PDF

$24.00$48.00


Published:01/03/2018

Pages:8

File Size:1 file , 86 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines the dc and ac input levels, output levels, and input overshoot and undershoot specifications for the 1.8 V High-speed LVCMOS (HS_LVCMOS) interface. The non-terminated interface has a switching range that is nominally expected to be 0 V to 1.8 V.

More JEDEC standard pdf

JEDEC JEP 122E

JEDEC JEP 122E

FAILURE MECHANISMS AND MODELS FOR SEMICONDUCTOR DEVICES

$70.00 $141.00

JEDEC JS 9703

JEDEC JS 9703

IPC/JEDEC-9703: Mechanical Shock Test Guidelines for Solder Joint Reliability

$43.00 $87.00

JEDEC JESD 22-A117B

JEDEC JESD 22-A117B

ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST

$31.00 $62.00

JEDEC JEP146A

JEDEC JEP146A

GUIDELINES FOR SUPPLIER PERFORMANCE RATING

$30.00 $60.00