JEDEC JESD8-31

1.8 V HIGH-SPEED LVCMOS (HS_LVCMOS) INTERFACE

JEDEC Solid State Technology Association, 03/01/2018

Publisher: JEDEC

File Format: PDF

$24.00$48.00

Description

Published:01/03/2018

Pages:8

File Size:1 file , 86 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines the dc and ac input levels, output levels, and input overshoot and undershoot specifications for the 1.8 V High-speed LVCMOS (HS_LVCMOS) interface. The non-terminated interface has a switching range that is nominally expected to be 0 V to 1.8 V.

More JEDEC standard pdf

JEDEC JESD8-2

ADDENDUM No. 2 to JESD8 - STANDARD FOR OPERATING VOLTAGES AND INTERFACE LEVELS FOR LOW VOLTAGE EMITTER-COUPLED LOGIC (ECL) INTEGRATED CIRCUITS

$25.00 $51.00

JEDEC JESD 320-A (R2002)

CONDITIONS FOR MEASUREMENT OF DIODE STATIC PARAMETERS

$23.00 $47.00

JEDEC JEP118

GUIDELINES FOR GaAs MMIC AND FET LIFE TESTING

$30.00 $60.00

JEDEC JESD 37

STANDARD LOGNORMAL ANALYSIS OF UNCENSORED DATA, AND OF SINGLY RIGHT -CENSORED DATA UTILIZING THE PERSSON AND ROOTZEN METHOD

$38.00 $76.00