• Your shopping cart is empty!

  • JEDEC JESD8-33

JEDEC JESD8-33

.05 Low Voltage Swing Terminated Logic (LVSTL05)

JEDEC Solid State Technology Association, 06/01/2019

Publisher: JEDEC

File Format: PDF

$100.00$201.16


Published:01/06/2019

Pages:10

File Size:1 file , 130 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines power supply voltage range, dc interface, switching parameter and overshoot/undershoot for high speed low voltage swing terminated NMOS driver family digital circuits. The specifications in this standard represent a minimum set of interface specifications for low voltage terminated circuits. Item 159.03

More JEDEC standard pdf

JEDEC JESD28-1

JEDEC JESD28-1

N-CHANNEL MOSFET HOT CARRIER DATA ANALYSIS

$27.00 $54.00

JEDEC JESD73-1

JEDEC JESD73-1

STANDARD FOR DESCRIPTION OF 3.3 V NFET BUS SWITCH DEVICES

$25.00 $51.00

JEDEC JESD76-3

JEDEC JESD76-3

STANDARD DESCRIPTION OF 1.5 V CMOS LOGIC DEVICES

$24.00 $48.00

JEDEC JESD75-3

JEDEC JESD75-3

BALL GRID ARRAY PINOUTS STANDARDIZED FOR 8-BIT LOGIC FUNCTIONS

$23.00 $47.00