JEDEC JESD8-4

ADDENDUM No. 4 to JESD8 - CENTER-TAP-TERMINATED (CTT) INTERFACE LOW-LEVEL, HIGH-SPEED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 11/01/1993

Publisher: JEDEC

File Format: PDF

$24.00$48.00

Description

Published:01/11/1993

Pages:8

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This Addendum No. 4 to JEDEC Standard No. 8 defines the dc input and output specifications for a low-level, high-speed interface for integrated devices that can be a super-set of LVCMOS and LVTTL.

More JEDEC standard pdf

JEDEC JS 9703

IPC/JEDEC-9703: Mechanical Shock Test Guidelines for Solder Joint Reliability

$43.00 $87.00

JEDEC JESD 22-A117B

ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST

$31.00 $62.00

JEDEC JEP146A

GUIDELINES FOR SUPPLIER PERFORMANCE RATING

$30.00 $60.00

JEDEC JESD 22-A110C

HIGHLY ACCELERATED TEMPERATURE AND HUMIDITY STRESS TEST (HAST)

$27.00 $54.00