JEDEC JESD8-4

ADDENDUM No. 4 to JESD8 - CENTER-TAP-TERMINATED (CTT) INTERFACE LOW-LEVEL, HIGH-SPEED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 11/01/1993

Publisher: JEDEC

File Format: PDF

$24.00$48.00

Description

Published:01/11/1993

Pages:8

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This Addendum No. 4 to JEDEC Standard No. 8 defines the dc input and output specifications for a low-level, high-speed interface for integrated devices that can be a super-set of LVCMOS and LVTTL.

More JEDEC standard pdf

JEDEC JESD69C

INFORMATION REQUIREMENTS FOR THE QUALIFICATION OF SILICON DEVICES

$27.00 $54.00

JEDEC JESD16B

ASSESSMENT OF AVERAGE OUTGOING QUALITY LEVELS IN PARTS PER MILLION (PPM)

$39.00 $78.00

JEDEC JESD245B.01

Byte Addressable Energy Backed Interface

$95.00 $191.00

JEDEC JESD8-30

POD125 - 1.25 V PSEUDO OPEN DRAIN I/O

$30.00 $60.00