JEDEC JESD8-4

ADDENDUM No. 4 to JESD8 - CENTER-TAP-TERMINATED (CTT) INTERFACE LOW-LEVEL, HIGH-SPEED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 11/01/1993

Publisher: JEDEC

File Format: PDF

$24.00$48.00

Description

Published:01/11/1993

Pages:8

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This Addendum No. 4 to JEDEC Standard No. 8 defines the dc input and output specifications for a low-level, high-speed interface for integrated devices that can be a super-set of LVCMOS and LVTTL.

More JEDEC standard pdf

JEDEC JESD309-S0-RCB

DDR5 SODIMM Raw Card Annex B. Version 1.0

$124.00 $248.11

JEDEC JESD82-29A.01

DEFINITION OF THE SSTE32882 REGISTERING CLOCK DRIVER WITH PARITY AND QUAD CHIP SELECTS FOR DDR3/DDR3L/DDR3U RDIMM 1.5 V/1.35 V/1.25 V APPLICATIONS

$109.00 $218.35

JEDEC JESD220F

Universal Flash Storage (UFS)

$184.00 $369.00

JEDEC JESD308

DDR5 Unbuffered Dual Inline Memory Module (UDIMM) Common Standard

$145.00 $290.40