• Your shopping cart is empty!

  • JEDEC JESD8-6

JEDEC JESD8-6

ADDENDUM No. 6 to JESD8 - HIGH SPEED TRANSCEIVER LOGIC (HSTL)- A 1.5 V OUTPUT BUFFER SUPPLY VOLTAGE BASED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 08/01/1995

Publisher: JEDEC

File Format: PDF

$30.00$60.00


Published:01/08/1995

Pages:20

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard is a 1.5 volt high performance CMOS-based interface document suitable for high I/O count CMOS and BiCMOS devices operating at frequencies in excess of 200 Mhz.

More JEDEC standard pdf

JEDEC JEP130B

JEDEC JEP130B

GUIDELINES FOR PACKING AND LABELING OF INTEGRATED CIRCUITS IN UNIT CONTAINER PACKING (TUBES, TRAYS, AND TAPE AND REEL)

$27.00 $54.00

JEDEC JESD47I.01

JEDEC JESD47I.01

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

$36.00 $72.00

JEDEC JESD230C

JEDEC JESD230C

NAND Flash Interface Interoperability

$45.00 $91.00

JEDEC JESD217.01

JEDEC JESD217.01

TEST METHODS TO CHARACTERIZE VOIDING IN PRE-SMT BALL GRID ARRAY PACKAGES

$43.00 $87.00