• Your shopping cart is empty!

  • JEDEC JESD8-6

JEDEC JESD8-6

ADDENDUM No. 6 to JESD8 - HIGH SPEED TRANSCEIVER LOGIC (HSTL)- A 1.5 V OUTPUT BUFFER SUPPLY VOLTAGE BASED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 08/01/1995

Publisher: JEDEC

File Format: PDF

$30.00$60.00


Published:01/08/1995

Pages:20

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard is a 1.5 volt high performance CMOS-based interface document suitable for high I/O count CMOS and BiCMOS devices operating at frequencies in excess of 200 Mhz.

More JEDEC standard pdf

JEDEC JESD94A

JEDEC JESD94A

APPLICATION SPECIFIC QUALIFICATION USING KNOWLEDGE BASED TEST METHODOLOGY

$33.00 $67.00

JEDEC JEP 143B.01

JEDEC JEP 143B.01

SOLID STATE RELIABILITY ASSESSMENT QUALIFICATION METHODOLOGIES

$38.00 $76.00

JEDEC JESD22-B106D

JEDEC JESD22-B106D

RESISTANCE TO SOLDER SHOCK FOR THROUGH-HOLE MOUNTED DEVICES

$26.00 $53.00

JEDEC JESD204A

JEDEC JESD204A

SERIAL INTERFACE FOR DATA CONVERTERS

$70.00 $141.00