• Your shopping cart is empty!

  • JEDEC JESD8-8

JEDEC JESD8-8

ADDENDUM No. 8 to JESD8 - STUB SERIES TERMINATED LOGIC FOR 3.3 VOLTS (SSTL_3) A 3.3 V VOLTAGE BASED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 08/01/1996

Publisher: JEDEC

File Format: PDF

$29.00$59.00


Published:01/08/1996

Pages:18

File Size:1 file , 1.2 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard is a result of a major effort by the JC-16 Committee to develop a high performance CMOS-based interface suitable for high speed main memory applications in excess of 125 MHz.

More JEDEC standard pdf

JEDEC JEP183A

JEDEC JEP183A

Guidelines for Measuring the Threshold Voltage (VT) of SiC MOSFETs

$104.00 $209.99

JEDEC JESD206.01

JEDEC JESD206.01

FBDIMM Architecture and Protocol

$133.00 $266.89

JEDEC JESD82-20A.01

JEDEC JESD82-20A.01

FBDIMM: ADVANCED MEMORY BUFFER (AMB)

$132.00 $265.05

JEDEC JESD82-17.01

JEDEC JESD82-17.01

DEFINITION OF THE SSTUA32S868 AND SSTUA32D868 REGISTERED BUFFER WITH PARITY FOR 2R X 4 DDR2 RDIMM APPLICATIONS

$103.00 $207.59