• JEDEC JESD80

JEDEC JESD80

STANDARD FOR DESCRIPTION OF 2.5 V CMOS LOGIC DEVICES

JEDEC Solid State Technology Association, 11/01/1999

Publisher: JEDEC

File Format: PDF

$24.00$48.00


Published:01/11/1999

Pages:8

File Size:1 file , 69 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The purpose of this standard is to provide a standard for 2.5 V nominal supply-voltage CMOS logic devices, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use. This standard defines dc interface parameters and test loading for CMOS digital logic family based on 2.5 V (nominal) power supply levels at 2.5 V input tolerance.

More JEDEC standard pdf

JEDEC JESD206

JEDEC JESD206

FBDIMM Architecture and Protocol

$95.00 $191.00

JEDEC JESD51-2A

JEDEC JESD51-2A

INTEGRATED CIRCUITS THERMAL TEST METHOD ENVIRONMENTAL CONDITIONS - NATURAL CONVECTION (STILL AIR)

$31.00 $62.00

JEDEC JESD8-19

JEDEC JESD8-19

POD18 - 1.8 V Pseudo Open Drain I/O

$27.00 $54.00

JEDEC JESD 82-22

JEDEC JESD 82-22

INSTRUMENTATION CHIP DATA SHEET FOR FBDIMM DIAGNOSTIC SENSELINES

$29.00 $59.00