• Your shopping cart is empty!

  • JEDEC JESD82

JEDEC JESD82

DEFINITION OF CDCV857 PLL CLOCK DRIVER FOR REGISTERED DDR DIMM APPLICATIONS

JEDEC Solid State Technology Association, 07/01/2000

Publisher: JEDEC

File Format: PDF

$29.00$59.00


Published:01/07/2000

Pages:18

File Size:1 file , 210 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This specification is a reference for Registered DDR DIMM designers. JESD82 defines the physical, electrical, interface and timing requirements of a 1:10 PLL clock driver for DDR Registered DIMMs from DDR200 to DDR266 as refined in revision C of JEDEC Standard 21-C (JESD21-C). JESD82 was also written to meet the future performance requirements of Registered DIMMs for DDR300 and DDR333.

More JEDEC standard pdf

JEDEC JESD82-29A.01

JEDEC JESD82-29A.01

DEFINITION OF THE SSTE32882 REGISTERING CLOCK DRIVER WITH PARITY AND QUAD CHIP SELECTS FOR DDR3/DDR3L/DDR3U RDIMM 1.5 V/1.35 V/1.25 V APPLICATIONS

$109.00 $218.35

JEDEC JESD220F

JEDEC JESD220F

Universal Flash Storage (UFS)

$184.00 $369.00

JEDEC JESD308

JEDEC JESD308

DDR5 Unbuffered Dual Inline Memory Module (UDIMM) Common Standard

$145.00 $290.40

JEDEC JESD309-S4-RCD

JEDEC JESD309-S4-RCD

DDR5 SODIMM Raw Card Annex D. Version 1.0

$122.00 $245.53