• Your shopping cart is empty!

  • JEDEC JESD82

JEDEC JESD82

DEFINITION OF CDCV857 PLL CLOCK DRIVER FOR REGISTERED DDR DIMM APPLICATIONS

JEDEC Solid State Technology Association, 07/01/2000

Publisher: JEDEC

File Format: PDF

$29.00$59.00


Published:01/07/2000

Pages:18

File Size:1 file , 210 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This specification is a reference for Registered DDR DIMM designers. JESD82 defines the physical, electrical, interface and timing requirements of a 1:10 PLL clock driver for DDR Registered DIMMs from DDR200 to DDR266 as refined in revision C of JEDEC Standard 21-C (JESD21-C). JESD82 was also written to meet the future performance requirements of Registered DIMMs for DDR300 and DDR333.

More JEDEC standard pdf

JEDEC JESD212C.01

JEDEC JESD212C.01

Graphics Double Data Rate (GDDR5) SGRAM Standard

$147.00 $295.75

JEDEC JESD93A

JEDEC JESD93A

MULTICHIP MODULES (MCM)

$125.00 $251.94

JEDEC JESD400-5A

JEDEC JESD400-5A

DDR5 Serial Presence Detect (SPD) Contents Version 1.1

$114.00 $229.16

JEDEC JESD232A.01

JEDEC JESD232A.01

Graphics Double Data Rate (GDDR5X) SGRAM Standard

$116.00 $232.50