• Your shopping cart is empty!

  • JEDEC JESD82-15

JEDEC JESD82-15

STANDARD FOR DEFINITION OF CUA878 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS

JEDEC Solid State Technology Association, 11/01/2005

Publisher: JEDEC

File Format: PDF

$31.00$62.00


Published:01/11/2005

Pages:21

File Size:1 file , 170 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of a CUA878 PLL clock device for registered DDR2 DIMM applications. The purpose is to provide a standard for a CUA878 PLL clock device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

More JEDEC standard pdf

JEDEC JESD251

JEDEC JESD251

EXPANDED SERIAL PERIPHERAL INTERFACE (xSPI) FOR NON VOLATILE MEMORY DEVICES, VERSION 1.0

$58.00 $116.00

JEDEC JESD22-A117D

JEDEC JESD22-A117D

ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST

$33.00 $67.00

JEDEC JEP132A

JEDEC JEP132A

PROCESS CHARACTERIZATION GUIDELINE

$39.00 $78.00

JEDEC JESD671C

JEDEC JESD671C

Component Quality Problem Analysis and Corrective Action Requirements (Including Administrative Quality Problems)

$31.00 $62.00