• JEDEC JESD82-16A

JEDEC JESD82-16A

DEFINITION OF THE SSTUA32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY TEST FOR DDR2 RDIMM APPLICATIONS

JEDEC Solid State Technology Association, 05/01/2007

Publisher: JEDEC

File Format: PDF

$40.00$80.00


Published:01/05/2007

Pages:43

File Size:1 file , 350 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTUA32866 registered buffer with parity test for DDR2 RDIMM applications. The purpose is to provide a standard for the SSTUA32866 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

More JEDEC standard pdf

JEDEC EIA 557B

JEDEC EIA 557B

STATISTICAL PROCESS CONTROL SYSTEMS

$37.00 $74.00

JEDEC JESD96A

JEDEC JESD96A

RADIO FRONT END - BASEBAND (RF-BB) INTERFACE

$53.00 $106.00

JEDEC JESD75-6

JEDEC JESD75-6

PSO-N/PQFN PINOUTS STANDARDIZED FOR 14-, 16-, 20-, AND 24-LEAD LOGIC FUNCTIONS

$26.00 $53.00

JEDEC JEP130A

JEDEC JEP130A

GUIDELINES FOR PACKING AND LABELING OF INTEGRATED CIRCUITS IN UNIT CONTAINER PACKING

$27.00 $54.00