JEDEC JESD82-17.01

DEFINITION OF THE SSTUA32S868 AND SSTUA32D868 REGISTERED BUFFER WITH PARITY FOR 2R X 4 DDR2 RDIMM APPLICATIONS

JEDEC Solid State Technology Association, 01/01/2023

Publisher: JEDEC

File Format: PDF

$103.00$207.59

Description

Published:01/01/2023

Pages:32

File Size:1 file , 990 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

(Terminology update.) This standard defines standard specifications of DC interface parameters, switching parameters, and test loading for definition of the SSTUA32S868 and SSTUA32D868 registered buffer with parity test for DDR2 RDIMM applications.

More JEDEC standard pdf

JEDEC JESD405-1 Release 1.0

Compute Express Link (CXL) Memory Module Label

$137.00 $275.67

JEDEC JESD 317

Compute Express Link (CXL™) Memory Module Base Standard

$115.00 $231.41

JEDEC JEP195

Guideline for Evaluating Gate Switching Instability of Silicon Carbide Metal-Oxide-Semiconductor Devices for Power Electronic Conversion

$114.00 $228.78

JEDEC JESD82-512 Rev. 1.00

DDR5 Registering Clock Driver Definition (DDR5RCD02)

$120.00 $240.31