• Your shopping cart is empty!

  • JEDEC JESD82-21

JEDEC JESD82-21

STANDARD FOR DEFINITION OF CUA845 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS

JEDEC Solid State Technology Association, 01/01/2007

Publisher: JEDEC

File Format: PDF

$30.00$60.00


Published:01/01/2007

Pages:20

File Size:1 file , 170 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of a CUA845 PLL clock device for registered DDR2 DIMM applications.The purpose is to provide a standard for a CUA845 PLL clock device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

More JEDEC standard pdf

JEDEC JESD37A

JEDEC JESD37A

Lognormal Analysis of Uncensored Data, and of Singly Right-Censored Data Utilizing the Persson and Rootzen Method

$38.00 $76.00

JEDEC JESD214.01

JEDEC JESD214.01

CONSTANT-TEMPERATURE AGING METHOD TO CHARACTERIZE COPPER INTERCONNECT METALLIZATIONS FOR STRESS-INDUCED VOIDING

$36.00 $72.00

JEDEC JESD30H

JEDEC JESD30H

Descriptive Designation System for Semiconductor-device Packages

$58.00 $116.00

JEDEC JESD250

JEDEC JESD250

Graphics Double Data Rate (GDDR6) SGRAM Standard

$114.00 $228.00