• JEDEC JESD82-21

JEDEC JESD82-21

STANDARD FOR DEFINITION OF CUA845 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS

JEDEC Solid State Technology Association, 01/01/2007

Publisher: JEDEC

File Format: PDF

$30.00$60.00


Published:01/01/2007

Pages:20

File Size:1 file , 170 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of a CUA845 PLL clock device for registered DDR2 DIMM applications.The purpose is to provide a standard for a CUA845 PLL clock device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

More JEDEC standard pdf

JEDEC JESD22-A104D

JEDEC JESD22-A104D

TEMPERATURE CYCLING

$29.00 $59.00

JEDEC JESD22-A101C

JEDEC JESD22-A101C

STEADY-STATE TEMPERATURE HUMIDITY BIAS LIFE TEST

$26.00 $53.00

JEDEC JESD 209A-1

JEDEC JESD 209A-1

Addendum No. 1 to JESD209A - LOW POWER DOUBLE DATA RATE (LPDDR) SDRAM, 1.2 V I/O

$26.00 $53.00

JEDEC JESD82-20A

JEDEC JESD82-20A

FBDIMM: ADVANCED MEMORY BUFFER (AMB)

$114.00 $228.00