Your shopping cart is empty!
PDF Preview
JEDEC Solid State Technology Association, 09/01/2022
Publisher: JEDEC
File Format: PDF
$109.00$218.35
Published:01/09/2022
Pages:78
File Size:1 file , 2.5 MB
Note:This product is unavailable in Russia, Ukraine, Belarus
This standard defines standard specifications of DC interface parameters, switching parameters, and test loading for definition of the SSTE32882 registered buffer with parity for driving address and control nets on DDR3/DDR3L/DDR3U RDIMM applications.
The purpose is to provide a standard for the SSTE32882 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
NOTE The designation SSTE32882 refers to the part designation of a series of commercial logic parts common in the industry. This number is normally preceded by a series of manufacturer specific characters to make up a complete part designation.
Guideline for Gate Oxide Reliability and Robustness Evaluation Procedures for Silicon Carbide Power MOSFETs
$121.00 $242.39
Definition of the SSTVN16859 2.5-2.6 V 13-Bit to 26-Bit SSTL_2 Registered Buffer for PC1600, PC2100, PC2700, and PC3200 DDR DIMM Applications
$124.00 $248.86
Guidelines for Packing and Labeling of Integrated Circuits in Unit Container Packing (Tubes, Trays, and Tape and Reel)
$124.00 $248.40
Charged Device Model Testing of Integrated Circuits
$145.00 $291.54
