JEDEC JESD82-32

DDR4 DATA BUFFER DEFINITION (DDR4DB01)

JEDEC Solid State Technology Association,

Publisher: JEDEC

File Format: PDF

$95.00$191.00


File Size:1 file , 28 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines standard specifications for features and functionality, DC and AC interface parameters and test loading for definition of the DDR4 data buffer for driving DQ and DQS nets on DDR4 LRDIMM applications. Any TBDs as of this document, are under discussion by formulating committee. The purpose is to provide a standard for the DDR4DB01 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

More JEDEC standard pdf

JEDEC JESD403-1A

JEDEC JESD403-1A

JEDEC Module Sideband Bus (SidebandBus)

$45.00 $91.00

JEDEC JEP187

JEDEC JEP187

Guidelines for Representing Switching Losses of SIC Mosfets in Datasheets

$29.00 $59.00

JEDEC JESD22-B118A

JEDEC JESD22-B118A

Semiconductor Wafer and Die Backside External Visual Inspection

$31.00 $62.00

JEDEC JESD209-4D

JEDEC JESD209-4D

Low Power Double Data Rate 4 (LPDDR4)

$163.00 $327.00