• Your shopping cart is empty!

  • JEDEC JESD82-3B

JEDEC JESD82-3B

DEFINITION OF THE SSTV16857 2.5 V, 14-BIT SSTL_2 REGISTERED BUFFER FOR DDR DIMM APPLICATIONS

JEDEC Solid State Technology Association, 11/01/2004

Publisher: JEDEC

File Format: PDF

$29.00$59.00


Published:01/11/2004

Pages:18

File Size:1 file , 100 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTV16857 14-bit SSTL_2 registered buffer for DDR DIMM applications.The purpose is to provide a standard for the SSTV16857 logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

More JEDEC standard pdf

JEDEC JEP133C

JEDEC JEP133C

GUIDE FOR THE PRODUCTION AND ACQUISITION OF RADIATION-HARDNESS ASSURED MULTICHIP MODULES AND HYBRID MICROCIRCUITS

$39.00 $78.00

JEDEC JESD211

JEDEC JESD211

ZENER AND VOLTAGE REGULATOR DIODE RATING VERIFICATION AND CHARACTERIZATION TESTING

$36.00 $72.00

JEDEC JESD 209-2B

JEDEC JESD 209-2B

LOW POWER DOUBLE DATA RATE 2 (LPDDR2)

$123.00 $247.00

JEDEC JESD22-C101E

JEDEC JESD22-C101E

FIELD-INDUCED CHARGED-DEVICE MODEL TEST METHOD FOR ELECTROSTATIC DISCHARGE WITHSTAND THRESHOLDS OF MICROELECTRONIC COMPONENTS

$29.00 $59.00