Your shopping cart is empty!
PDF Preview
JEDEC Solid State Technology Association, 01/01/2023
Publisher: JEDEC
File Format: PDF
$121.00$242.39
Published:01/01/2023
Pages:20
File Size:1 file , 390 KB
Note:This product is unavailable in Russia, Ukraine, Belarus
This standard defines standard specifications of DC interface parameters, switching parameters, and test loading for definition of the SSTVN16857 14-bit SSTL_2 registered buffer for PC1600, PC2100, PC2700, and PC3200 DDR DIMM applications.
The purpose is to provide a standard for the SSTVN16857 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
NOTE The designation SSTVN16857 refers to the part designation of a series of commercial logic parts common in the industry. This number is normally preceded by a series of manufacturer specific characters to make up a complete part designation.
RELIABILITY QUALIFICATION OF SEMICONDUCTOR DEVICES BASED ON PHYSICS OF FAILURE RISK AND OPPORTUNITY ASSESSMENT
$39.00 $78.00
Graphics Double Data Rate (GDDR5) SGRAM Standard
$104.00 $208.00
Test Standard for the Measurement of Proton Radiation Single Event Effects in Electronic Devices
FIELD-INDUCED CHARGED-DEVICE MODEL TEST METHOD FOR ELECTROSTATIC DISCHARGE WITHSTAND THRESHOLDS OF MICROELECTRONIC COMPONENTS
$29.00 $59.00