JEDEC JESD82-3B.01

DEFINITION OF THE SSTV16857 2.5 V, 14-BIT SSTL_2 REGISTERED BUFFER FOR DDR DIMM APPLICATIONS

JEDEC Solid State Technology Association, 01/01/2023

Publisher: JEDEC

File Format: PDF

$121.00$242.39


Published:01/01/2023

Pages:20

File Size:1 file , 390 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines standard specifications of DC interface parameters, switching parameters, and test loading for definition of the SSTVN16857 14-bit SSTL_2 registered buffer for PC1600, PC2100, PC2700, and PC3200 DDR DIMM applications.

The purpose is to provide a standard for the SSTVN16857 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

NOTE The designation SSTVN16857 refers to the part designation of a series of commercial logic parts common in the industry. This number is normally preceded by a series of manufacturer specific characters to make up a complete part designation.

More JEDEC standard pdf

JEDEC JESD213

JEDEC JESD213

STANDARD TEST METHOD UTILIZING X-RAY FLUORESCENCE (XRF) FOR ANALYZING COMPONENT FINISHES AND SOLDER ALLOYS TO DETERMINE TIN (Sn) - LEAD (Pb) CONTENT

$26.00 $53.00

JEDEC JS 001

JEDEC JS 001

ELECTROSTATIC DISCHARGE SENSITIVITY TESTING, HUMAN BODY MODEL (HBM) - COMPONENT LEVEL

$39.00 $78.00

JEDEC JESD 22-A115B

JEDEC JESD 22-A115B

ELECTROSTATIC DISCHARGE (ESD) SENSITIVITY TESTING MACHINE MODEL (MM)

$27.00 $54.00

JEDEC JESD 35-A

JEDEC JESD 35-A

PROCEDURE FOR WAFER-LEVEL-TESTING OF THIN DIELECTRICS

$43.00 $87.00