JEDEC JESD82-5

STANDARD FOR DESCRIPTION OF A 3.3 V, ZERO DELAY CLOCK DISTRIBUTION DEVICE COMPLIANT WITH THE JESD21-C PC133 REGISTERED DIMM SPECIFICATION

JEDEC Solid State Technology Association, 07/01/2002

Publisher: JEDEC

File Format: PDF

$27.00$54.00

Description

Published:01/07/2002

Pages:14

File Size:1 file , 91 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines the PLL support devices required for standard height and low profile registered PC133 SDRAM DIMM modules. The objective of the standard is to clearly define the functionality, pinout and electrical characteristics of the PLL used on JEDEC standard modules.JESD82-5 is the latest specification to be added to the JESD82 family of specifications for memory module support devices. Additional specifications are currently under development for DDR2 support devices.

More JEDEC standard pdf

JEDEC JEP709

A Guideline for Defining "Low-Halogen" Solid State Devices (Removal of BFR/CFR/PVC)

$27.00 $54.00

JEDEC JESD22-A111A

EVALUATION PROCEDURE FOR DETERMINING CAPABILITY TO BOTTOM SIDE BOARD ATTACH BY FULL BODY SOLDER IMMERSION OF SMALL SURFACE MOUNT SOLID STATE DEVICES

$29.00 $59.00

JEDEC JESD217

TEST METHODS TO CHARACTERIZE VOIDING IN PRE-SMT BALL GRID ARRAY PACKAGES

$40.00 $80.00

JEDEC JESD 78C

IC LATCH-UP TEST

$36.00 $72.00