• Your shopping cart is empty!

  • JEDEC JESD82-6A

JEDEC JESD82-6A

DEFINITION OF THE SSTV32852 2.5 V 24-BIT TO 48-BIT SSTL_2 REGISTERED BUFFER FOR 1U STACKED DDR DIMM APPLICATIONS

JEDEC Solid State Technology Association, 11/01/2004

Publisher: JEDEC

File Format: PDF

$29.00$59.00


Published:01/11/2004

Pages:17

File Size:1 file , 180 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTV32852 24-bit to 48-bit SSTL_2 registered buffer for stacked DDR DIMM applications. The purpose is to provide a standard for the SSTV32852 logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

More JEDEC standard pdf

JEDEC JESD 82-28A

JEDEC JESD 82-28A

FULLY BUFFERED DIMM DESIGN FOR TEST, DESIGN FOR VALIDATION (DFx)

$81.00 $163.00

JEDEC JESD 22-A121A (R2014)

JEDEC JESD 22-A121A (R2014)

MEASURING WHISKER GROWTH ON TIN AND TIN ALLOY SURFACE FINISHES

$37.00 $74.00

JEDEC JESD94A

JEDEC JESD94A

APPLICATION SPECIFIC QUALIFICATION USING KNOWLEDGE BASED TEST METHODOLOGY

$33.00 $67.00

JEDEC JEP 143B.01

JEDEC JEP 143B.01

SOLID STATE RELIABILITY ASSESSMENT QUALIFICATION METHODOLOGIES

$38.00 $76.00