JEDEC JESD82-6A.01

DEFINITION OF THE SSTV32852 2.5 V 24-BIT TO 48-BIT SSTL_2 REGISTERED BUFFER FOR 1U STACKED DDR DIMM APPLICATIONS

JEDEC Solid State Technology Association,

Publisher: JEDEC

File Format: PDF

$121.00$242.67


Pages:18

File Size:1 file , 340 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines standard specifications of DC interface parameters, switching parameters, and test loading for definition of the 32852 24-bit to 48-bit SSTL_2 registered buffer for stacked DDR DIMM applications.

The purpose is to provide a standard for the 32852 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

NOTE The designation 32852 refers to the part designation of a series of commercial logic parts common in the industry. This number is normally preceded by a series of manufacturer specific characters to make up a complete part designation.

More JEDEC standard pdf

JEDEC JESD67

JEDEC JESD67

I/O DRIVERS AND RECEIVERS WITH CONFIGURABLE COMMUNICATION VOLTAGE, IMPEDANCE, AND RECEIVER THRESHOLD

$28.00 $56.00

JEDEC JEP132 (R2007)

JEDEC JEP132 (R2007)

PROCESS CHARACTERIZATION GUIDELINE

$38.00 $76.00

JEDEC JESD63

JEDEC JESD63

STANDARD METHOD FOR CALCULATING THE ELECTROMIGRATION MODEL PARAMETERS FOR CURRENT DENSITY AND TEMPERATURE

$39.00 $78.00

JEDEC JESD59

JEDEC JESD59

BOND WIRE MODELING STANDARD

$28.00 $56.00