Your shopping cart is empty!
PDF Preview
JEDEC Solid State Technology Association, 01/01/2023
Publisher: JEDEC
File Format: PDF
$28.00$57.00
Published:01/01/2023
Pages:22
File Size:1 file , 490 KB
Note:This product is unavailable in Russia, Ukraine, Belarus
This standard defines standard specifications of DC interface parameters, switching parameters, and test loading for definition of the SSTU32864 configurable registered buffer for DDR2 RDIMM applications.
The purpose is to provide a standard for the SSTU32864 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
NOTE The designation SSTU32864 refers to the part designation of a series of commercial logic parts common in the industry. This number is normally preceded by a series of manufacturer specific characters to make up a complete part designation.
FOUNDRY PROCESS QUALIFICATION GUIDELINES - BACKEND OF LINE (Wafer Fabrication Manufacturing Sites)
$33.00 $67.00
BOARD LEVEL CYCLIC BEND TEST METHOD FOR INTERCONNECT RELIABILITY CHARACTERIZATION OF SMT ICS FOR HANDHELD ELECTRONIC PRODUCTS
Potential Failure Mode and Effects Analysis (FMEA)
$36.00 $72.00
STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS
$38.00 $76.00