• Your shopping cart is empty!

  • JEDEC JP 002

JEDEC JP 002

CURRENT TIN WHISKERS THEORY AND MITIGATION PRACTICES GUIDELINE

JEDEC Solid State Technology Association, 03/01/2006

Publisher: JEDEC

File Format: PDF

$36.00$72.00


Published:01/03/2006

Pages:29

File Size:1 file , 830 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This document will provide insight into the theory behind tin whisker formation as it is known today and, based on this knowledge, potential mitigation practices that may delay the onset of, or prevent tin whisker formation. The potential effectiveness of various mitigation practices will also be briefly discussed. References behind each of the theories and mitigation practices are provided.

More JEDEC standard pdf

JEDEC JESD8C.01

JEDEC JESD8C.01

INTERFACE STANDARD FOR NOMINAL 3.0 V/3.3 V SUPPLY DIGITAL INTEGRATED CIRCUITS

$28.00 $56.00

JEDEC JESD8-14A.01

JEDEC JESD8-14A.01

1.0 V +/- 0.1 V (NORMAL RANGE) AND 0.7 V - 1.1 V (WIDE RANGE) POWER SUPPLY VOLTAGE AND INTERFACE STANDARD FOR NONTERMINATED DIGITAL INTEGRATED CIRCUITS

$26.00 $53.00

JEDEC JESD8-5A.01

JEDEC JESD8-5A.01

ADDENDUM No. 5 to JESD8 - 2.5 V 0.2 V (NORMAL RANGE), AND 1.8 V TO 2.7 V (WIDE RANGE) POWER SUPPLY VOLTAGE AND INTERFACE STANDARD FOR NONTERMINATED DIGITAL INTEGRATED CIRCUIT

$27.00 $54.00

JEDEC JESD 88C

JEDEC JESD 88C

DICTIONARY OF TERMS FOR SOLID STATE TECHNOLOGY, FOURTH EDITION

$75.00 $150.00