• Your shopping cart is empty!

  • JEDEC JS 9702

JEDEC JS 9702

IPC/JEDEC-9702: MONOTONIC BEND CHARACTERIZATION OF BOARD-LEVEL INTERCONNECTS (IPC/JEDEC-9702)

JEDEC Solid State Technology Association, 06/01/2004

Publisher: JEDEC

File Format: PDF

$30.00$60.00


Published:01/06/2004

Pages:19

File Size:1 file , 230 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication specifies a common method of establishing the fracture resistance of board-level device interconnects to flexural loading during non-cyclic board assembly and test operations. Monotonic bend test qualification pass/fail requirements are typically specific to each device application and are outside the scope of this document.

More JEDEC standard pdf

JEDEC JEP001-3A

JEDEC JEP001-3A

FOUNDRY PROCESS QUALIFICATION GUIDELINES - PRODUCT LEVEL (Wafer Fabrication Manufacturing Sites)

$36.00 $72.00

JEDEC JEP001-1A

JEDEC JEP001-1A

FOUNDRY PROCESS QUALIFICATION GUIDELINES - BACKEND OF LINE (Wafer Fabrication Manufacturing Sites)

$33.00 $67.00

JEDEC JESD22-B113B

JEDEC JESD22-B113B

BOARD LEVEL CYCLIC BEND TEST METHOD FOR INTERCONNECT RELIABILITY CHARACTERIZATION OF SMT ICS FOR HANDHELD ELECTRONIC PRODUCTS

$33.00 $67.00

JEDEC JEP131C

JEDEC JEP131C

Potential Failure Mode and Effects Analysis (FMEA)

$36.00 $72.00